Abstract -A methodology is proposed for the statistical analysis of memory radiation test data, with the aim of identifying trends in the single-event upset (SEU) distribution. The treated case study is a 65nm SRAM irradiated with neutrons, protons and heavy-ions.
I. INTRODUCTION
EMORIES are ubiquitous components in today's electronic devices, with applications in about every field of the industry, from daily consumer goods to critical military, aerospace or civil nuclear systems. The technology behind memory components has seen a continuous progress over the last four decades, with large improvements regarding device size, I/O performance, power consumption and capacity. However, these advances (in particular, the reduction in device feature size and operating voltages) led to the side effect of increasing these components' sensitivity to radiation. single-event upsets (SEUs) and multiple-bit upsets (MBUs), phenomena whereby one or several memory bits are upset due to radiation effects, are becoming ever more common.
The aim of this work is to improve the methodologies in use to characterize the behaviour of memories in a radiative environment: statistical trends may appear in their response, which may offer insight on the failure mechanisms and suggest ways to improve radiation hardness. A method is proposed here, based on the study of the bitmaps of memories under irradiation through slicing and superposition techniques. It is shown that these two techniques can reveal process variations and silent defects in devices, as well as topological gradients in the memory array sensitivity. In the following sections, the main points of the method are first described and then its application to the case study of a 65nm static randomaccess memory (SRAM) memory from Cypress Semiconductor is discussed. Beside this case study, the proposed methodology can be applied to investigate other types of memories.
II. METHODOLOGY
During the irradiation campaigns, the memories were tested both in static and dynamic modes. In the static mode, the memories were initialised with a known data background, then exposed to predetermined ion fluences while in retention, and finally read back to detect the occurrence of bit flips. In dynamic mode, several algorithmic stimuli, with specific sequences of read and write accesses, were performed during the whole ion exposure with the purpose of exerting specific stresses on the memory, in both the cell array and control circuitry. Details of these algorithms are given in [1] .
The raw test data were in the form of text logs, containing the timestamp, the address and read data of the corrupted words. These test logs were then processed with the help of an in-house LabVIEW [2] program and the knowledge of the memory's scrambling scheme (provided by the manufacturer). For each test run, a bitmap of the memory was generated, representing the memory array, where every pixel corresponds to a single bit cell. Every pixel that suffered a radiationinduced upset during the test appears black, while the all the rest appear white. In order to search for trends in the data, we propose two main techniques to analyse the bitmaps:
Bitmap Superposition: Various sets of bitmaps are combined with the help of StarStaX [3] , an image-blending software. Only the software's "darken" mode was used, which creates a composite image of the same dimensions as the source images, and where each pixel has the colour of the darkest corresponding pixel in the source material. The result is a bitmap where all the cells that suffered an upset appear Bitmap Slicing: An in-house slicing software has been developed, based on Scilab [4] . This tool allows dividing the bitmaps generated in the test campaigns into regular partitions (slices) for further individual processing. The main criteria to make the slicing are related to the structure of the memory. For example, the bitmap can be divided in rectangular regions that correspond to the blocks composing the memory array. In order to explore the effect of cell position w.r.t. the power and ground grids on its sensitivity, a slicing in vertical and/or horizontal bands can be applied. This type of slicing is also useful to investigate the effect of the distance of bit cells from sensitive elements such as the address decoders, the sense amplifiers and the power switches that are used to operate the different power modes. The proposed case study focuses on vertical and horizontal slicing. Other slicing patterns will be discussed in detail in the final paper.
III. CASE STUDY: TEST SETUP AND DATA COLLECTION
Our research groups have conducted several test campaigns at RADEF (Univ. of Jyväskylä), Vesuvio (ISIS), and HIF (Univ. Catholique Louvain). Table 1 summarises the key points of these Test Campaigns (hereafter abbreviated as TC). The same types of ions were used for testing at HIF and RADEF, albeit with a slight difference in particle energy. These different sets of data allowed to cross-compare test results. [7] .
Name
In order to explore our methodology, a commercial 65nm SRAM memory from Cypress Semiconductor was used as a case study. This memory embeds ECC circuitry that automatically recovers from isolated SEUs. However, this feature was disabled for the purpose of these tests.
IV. CASE STUDY: BITMAP SUPERPOSITION
To search for specimen-specific trends in the data, composite bitmaps were generated by superposition of TC3 and TC5 bitmaps (heavy-ion test campaigns) on the one hand, and TC2 and TC6 (proton) bitmaps on the other hand. This allowed the comparison of similar tests performed on different SRAM specimens. All four composite bitmaps display a homogeneous distribution of errors across the memory die. However, the composite image of all TC5 bitmaps displays a singular feature: a single vertical column, 1 pixel wide and 1024 pixels high (exactly ¼ of the die height) exhibits a sharply higher error incidence than the rest of the die (see Fig. 1 ). When averaged over the whole memory die, only 0.53% of the bits suffered an upset during TC5. However, when only considering the 1024 bits of this particular column, which suffered 479 upsets, the error ratio increases to 47%, a hundredfold increase over the rest of the die (note that this mode of analysis did not reveal errors occurring at the same address in different runs, or several times during a single run, thus there is no stuck bit).
Upon closer analysis, none of the individual bitmaps obtained from single TC5 test runs exhibit such a vertical line. When considering the bitmap superposition, when faulty bits are added to the stacked bitmap one by one, the vertical sequence of bit flips does not appear at once but conversely it is gradually generated and more populated along the superposition of the bitmaps (corresponding to the very same device, SRAM E). This means that this vertical set of bit flips has not been caused by a single-event functional interrupt (SEFI), but is instead purely the product of a higher vulnerability of this region (column section) of the die. Additionally, after creating two separate composite bitmaps for TC5 -one from the static tests bitmaps, and one from the dynamic tests bitmaps -the faults only appeared on the latter one. This proves a reduced reliability of a sensitive element for the read access within the column, such as the pre-charge circuit or one of the two bit lines. Elements like the sense amplifier and the power switch are not likely to be responsible, since they are shared by more than one column, whereas the faults are statistically more present in a single column.
From this part of the study, it can be deduced that some specimens exhibit latent defects, which are only revealed when under stress from both a radiative environment and continuous read/write operations, and which can display a local increase of SEU cross-section by several orders of magnitude.
V. CASE STUDY: SLICING OF THE BITMAP

A. Discovery of trends
In this part of the study, possible large-scale statistical biases in the spatial distribution of cell upsets on the memory dies are being investigated. For this purpose, three composite bitmaps were created for each of the six test campaigns (eighteen in total): one assembled from all bitmaps, one from the bitmaps of static tests only, and one from the bitmaps of dynamic tests only. Each of the eighteen composite bitmaps was then sliced in sets of 16 and 128 horizontal or vertical bands of equal size, the different error counts in the resulting bands was plotted as histograms. Note that this particular partitioning of the memory array was chosen arbitrarily, and can be tuned for the need of the study, or simply follow the architectural features of the memory.
Out of this extensive pool of data, not all the graphs presented a specific trend, and most of the recorded error rate variations remained within the beam homogeneity uncertainty and statistical uncertainty. However, interesting trends appeared in several cases that are listed hereafter. Only histograms based on 16-band slicing are shown here. Thirddegree polynomial fitting curves have been added to the histograms to highlight these trends. In Fig. 2 , the errors yielded by all TC2 HEP static tests show a clear bias, with a progressive increase in sensitivity from left to right, leading to a 25% increased error count in the vertical band 15 over vertical band 0. When subjected to dynamic stress tests, the same device (SRAM C) exhibited a similar, albeit slighter (7%) sensitivity gradient. Another device (SRAM B) exhibited a very sharp increase in the dynamic error rate in its leftmost and rightmost vertical areas (+40% and +33% when compared to the error rate at the centre of the die, respectively) (see Fig. 3 ). Interestingly, a very slight opposite trend appeared when this device was tested in static mode (see Fig. 4 ). This same specimen (SRAM B) also presented a progressive 25% sensitivity decrease from the top to the bottom of the die during dynamic testing (see Fig. 5 ). When subjected to static tests, it exhibited a similar, although slighter (5%) sensitivity decrease. Conversely, SRAM A exhibited the opposite behavior during dynamic tests in TC0 and not during static tests, with an error rate almost 40% higher in the bottom regions w.r.t. topmost one (Fig.6 ). 
B. Discussion of possible causes
While all these trends do not seem to be repeatable when switching from device to device, or even from static to dynamic testing, they are of sufficient magnitude to be distinguished from statistical noise.
In the case of SRAM B's increased sensitivity on the left and right edges (Fig. 3) , it could be caused by propagation delays affecting the signals from the address row decoder. This component is located at the centre of the memory die, laid out in a spine that runs from the bottom to the top of the memory array in a butterfly configuration. This means that the wordline selection signals driven by the row decoder undergo a larger delay to reach the outer cells than the ones located nearest to the decoder spine. This may reduce the time available for these cells to complete read/write operations, enhancing the device sensitivity in dynamic mode during irradiation. Conversely, the address row decoder is idle during static tests, which would explain why this tendency does not appear during static testing (Fig. 4) . SRAM C's left-to-right and SRAM B and A's top-to-bottom variations in sensitivity (Figs. 2, 5 and 6 ) cannot find an explanation in the layout of the memory. Indeed, the case study devices' memory arrays are divided into several levels of substructures which share a common (eventually mirrored) architecture. However, these sensitivity gradients indicate that all the similar substructures within a single die do not exhibit the same SEU sensitivity. The authors suggest that this disparity is caused by random uneven silicon doping throughout the memory array during the manufacturing process of the A, B and C specimens, leading to different memory cell transistor properties in different regions of the die, and ultimately different SEU susceptibilities [8] .
CONCLUSION
In this study, a method for the study of radiation effects on memories was introduced, which is based on two techniques to analyse the bitmaps: bitmap superposition, and bitmap slicing. In the presented case study, the method highlighted specimen-to-specimen variability due to small manufacturing variations or silent defects, and uneven memory array sensitivity caused by architectural features (e.g. the layout of the wordlines). This accentuates the need to systematically perform memory testing on several specimens at once, to eliminate eventual device-specific biases in the test results.
